We report on the simple fabrication of hysteresis-free and electrically stable organic field-effect transistors (OFETs) and inverters operating at voltages <1-2 V, enabled by the almost trap-free interface between the organic semiconductor and an ultra-thin (<20 nm) and highly insulating single-layer fluoropolymer gate dielectric (Cytop). OFETs with 4, 9, as semiconductor exhibit outstanding transistor characteristics: very low threshold voltage (0.2 V), onset at 0 V, steep subthreshold swing (0.1-0.2 V/decade), no hysteresis and excellent stability against gate bias stress. It is gratifying to notice that such small OFET operating voltages can be achieved with the relatively simple processing techniques employed in this study.
Organic electronics is expected to enable novel applications, such as large area electronics on flexible and transparent substrates or printed intelligent identification tags. The electrical current in OFETs is mainly confined to the molecular layers in close proximity to an adjacent insulating layer, the gate dielectric. A morphologically and chemically ideal interface between semiconductor and dielectric is free of charge carrier traps. However, charge transport and device stability are adversely affected by imperfections and contaminants, in particular by electrically active chemical groups, often related to water 1,2,3,4 . Of particular interest for organic electronics is the simple fabrication of organic thin-film transistors (OTFTs) with low operating voltage and high operational stability. High performance and low operating voltage have been achieved by the fabrication of self-assembled molecular monolayer 5, 6, 7 and multilayer dielectrics 8, 9 . Among many novel polymeric dielectrics, such as cross-linkable polymers 10, 11, 12, 13, 14, 15 and polymer blends 16, 17, 18 , fluoropolymers are particularly promising to meet various requirements: (i) excellent insulation (low gate leakage currents at high electric fields), (ii) high capacitance per unit area (simple and reproducible fabrication of very thin and flat films), (iii) high chemical stability and high water repellency (low interface trap-density, high operational stability and high mobility in combination with both p-and n-type organic semiconductors). The commercially available fluoropolymer Cytopç (Asahi Glass Japan) is an amorphous, optically transparent polymer with a low permittivity (2.1) and has initially been used as gate dielectric in OFETs by Veres et al. 19 . It is highly water repellent and yields OFETs of very high electrical quality and very high resistance against gate bias stress 20 . Cytop is an excellent electrical insulator 20 , which was also shown for very thin Cytop films, used as gate insulator for pentacene TFTs 21 . Both p-and also n-type OFETs have been demonstrated on a standard SiO 2 dielectric coated with a Cytop layer 22 . The absence of hydroxyl groups and a very high water repellence are preferable interface properties, particularly due to the possibility of electron trapping at the interface by hydroxyl groups 1 . Inorganic dielectrics with a polymer coating or a SAM surface treatment are widely used to fabricate low-voltage complementary inverters 23, 24, 25 . In this study, we exploited both the highly desirable chemical properties and the excellent insulating properties of ultra-thin Cytop films used as single-layer gate dielectric. In contrast to prevailing assumptions on polymer insulators in general, here we show that sub-20 nm thin fluoropolymer gate dielectrics can provide for high breakdown fields and low current leakage, even if spincoated over patterned and rather rough bottom gate electrodes. We demonstrate organic thin-film transistors (OTFTs) with excellent electrical characteristics and with low operating voltage, enabling inverter operation below 1-2 V (Fig. 1) . A few tenths of a volt (0.3-0.6 V) at the input (V in ) of an organic inverter are sufficient for switching the output (V out ) between logic high (V DD ) and low signals (0 V).
Prior to spin-coating the Cytop layer, we deposited ≈ 15 nm of Al at a rate of 0.5-2Å/s as bottom gate electrode onto glass substrates. All metals and organic semiconductors were thermally evaporated through shadow masks at a base pressure near 3×10 deposited at 0.05-0.3Å/s. Cr was used as top electrode material and ≈ 40 nm were deposited at 0.3-1Å/s. The sample was exposed to air for ∼ 1 h between the fabrication steps. The electrode geometry is optimized to incorporate sub-20 nm thin Cytop dielectrics in place of much thicker Cytop dielectrics (430-700 nm) 20, 26 , i.e. there is no overlap of the gate (G) and source/drain (S/D) electrodes where they are separated only by the dielectric (metal-insulator-metal region). For PTCDI-C 13 TFTs (Fig. 2a) , the capacitive G-S and G-D overlap has been reduced to small stripes (≈ 20 µm wide), by precise alignment of the shadow masks with specially designed deposition equipment. The channel length L is 250 µm and the channel width W is 450 µm. For inverters, L= 50 µm and W = 400 µm (G-S/D overlap is ≈ 50 µm). OTFT characteristics were measured with a HP 4155A semiconductor parameter analyzer in a He atmosphere (O 2 , H 2 O<0.6 ppm). The integration time was 20 ms. The capacitance and electrical insulating properties of Cytop films were measured for metal-insulator-metal (MIM) structures consisting of a Cytop layer sandwiched between Al bottom and Cr top electrodes. Capacitance and leakage current measurements were done in air, with an Agilent 4192A impedance analyzer and an Agilent 4396B high resistance meter.
Typical transistor characteristics from OTFTs with an ultra-thin Cytop fluoropolymer dielectric and PTCDI-C 13 as semiconductor, are shown in Fig. 2b for three 
devices (1-3).
Particularly noteworthy are several points: low operating voltage with onset at ≈ 0 V, steep subthreshold swing (0.1-0.2 V/decade), essentially ideal transistor characteristics and extremely small hysteresis, i.e. forward and reverse scans are shown in all panels of Fig. 2 , but are indistinguishable. The threshold voltage (V T ) was as low as 0.2 V (Fig. 2c) . The steep subthreshold swing, the vanishingly small hysteresis and the low threshold voltage reveal the low interface trap density. The two-terminal mobility determined from transfer characteristics was 0.14 -0.16 cm 2 /Vs both for the linear (V DS = 0.2 V) and the saturation regime (V DS = 3.2 V). Output characteristics, i.e I D at constant V GS , show linear current increase at low source-drain bias, i.e. ohmic contact resistances, and good saturation at higher bias (Fig. 2d) .
The reduction of the gate dielectric thickness from a few 100 nm to less than 20 nm results in a substantial increase in the capacitance per unit area and thus in much lower operating voltage. For the substrates of these OTFTs, the measured capacitance per unit area was as high as 100±5 nF/cm 2 (area 0.49±0.02 mm 2 ). Nevertheless, the gate leakage current at 2 MV/cm is <10 pA if the TFT is operated in the saturation regime (Fig. 2b) . Devices of the same geometry and structure exhibit very similar electrical characteristcs.
Spin-on Cytop intrinsically provides for a high resistance against undesirable deterioration of the asfabricated transistor characteristics, particularly against gate bias stress 20, 21, 22, 26 . In the following we discuss the electrical stability of PTCDI-C 13 TFTs with an 18 nm thin and for comparison, with an 120 nm thick Cytop dielectric. The stressing experiment was started with a relaxed device (no voltage applied for several hours). Then, we applied a constant gate bias V G for uninterrupted time periods of 1, 9, ..., 9 000 and 20 000 s and recorded the transfer characteristics in the linear regime (V DS = 0.2 V) after each period. The threshold voltage V T was determined from fits to straight lines according to
where µ lin denotes the two-terminal mobility. cumulation), 2 V for TFTs with an 18 nm thin dielectric, and 15 V for TFTs with an 120 nm thick dielectric (drain and source voltage were set to 0 V), i.e. the electric field applied to the dielectric was 1.1 MV/cm for 18 nm and 1.25 MV/cm for 120 nm Cytop. Because the measurement of the the transfer characteristic involves a gate voltage sweep, its stressing effect is relevant for short stress times, and the estimated effect is indicated by bars in Fig. 3a . We find very small threshold voltage shifts (TVSs) for both, 120 nm thick and 18 nm thin Cytop dielectrics. The maximal TVS shown in Fig. 3a , is 0.55 V for 120 nm (after 8.3 h) and as small as 0.014 V for 18 nm thin Cytop (after 2.8 h). The two-terminal mobility was 0.14 cm 2 /Vs for TFTs with 120 nm and 0.13 cm 2 /Vs for TFTs with 18 nm Cytop. Stress measurements were carried out in four-terminal configuration for 120 nm Cytop. The contact resistance for these top-contact devices was 1-2 MΩ and did not change during gate bias stress. Further studies will clarify the detailed mechanism giving rise to the residual small TVS.
Given the essential role played by the dielectric layer, we have further characterized the ultra-thin Cytop film by impedance and leakage current measurements on metal-insulator-metal (MIM) structures. The capacitance was determined from impedance measurements according to an equivalent RC circuit (Fig. 4a) . Even for sub-20 nm thin Cytop layers, the capacitance is essentially frequency independent (Fig. 4b) and in agreement with the value calculated from the geometry, i.e.
, where C i is the capacitance per unit area, ε i = 2.1 is the permittivity of Cytop and d is the thickness of the insulating layer as measured with a surface step profiler, averaged over several measurement points on the same substrate (±1 nm). The high-frequency response (f >1 MHz) is dominated by a serial resistance (≈ 300 Ω). Fig. 4c shows the leakage current for four different devices (1-4) on two substrates, measured with crossed electrodes (Fig. 4d) . The leakage current is well below 10 pA for electric fields lower than 2 MV/cm. For these devices, the electrical breakdown occurred above 6 MV/cm on small spots uniformly distributed over the device area (Fig. 4e, f) .
In summary, this study shows that ultra-thin Cytop fluoropolymer gate dielectrics can be successfully incorporated in the fabrication of OTFTs with very low operating voltage. OTFTs with such thin Cytop dielectrics exhibit the same excellent electrical quality and stability as OTFTs with much thicker Cytop dielectrics. These sub-20 nm thin polymer films form gate dielectrics with high breakdown field and low current leakage, even if spin-coated onto non-flat and rather rough gate electrodes. Thus, the present method to increase the dielectric capacitance and to reduce the OTFT operating voltage significantly expands the options for practical device design and fabrication, and is promising for other material combinations.
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